Download Print this page

Programming Guidelines - Texas Instruments SimpleLink CC2620 Technical Reference Manual

Zigbee rf4ce wireless mcu simplelink cc13 series; simplelink cc26 series

Advertisement

www.ti.com
10.1.5.2 Performance
Table 10-9
shows the performance of the AES module running at 200 MHz for DMA-based cryptographic
operations.
Crypto Mode
AES-128-ECB
AES-128-CBC
AES-128-CTR
(1)
The performance assumes full programming of the engine, loading keys, and setting up the DMA engine through the DMA slave.
If the context is reused (mode or keys), the performance is increased. The maximum number of cycles overhead per packet is
from 100 to 150 for the various modes and algorithms.
The engine performance depends heavily on the number of blocks processed per operation. Processing a
single block results in the minimum engine performance; in this case, the configuration overhead is the
most significant (assuming the engine is fully reconfigured for each operation). Therefore, processing
multiple blocks per operation results in a significantly higher performance.

10.1.6 Programming Guidelines

This section describes the low-level programming sequences for configuring and using the AES module
for the supported-use cases.
10.1.6.1 One-time Initialization After a Reset
The purpose of the initialization is to set the AES module into the initial mode common to all used
operations. Perform the following initialization steps after a hardware reset:
1. Read out and check that the AES module version and configuration matches the expected hardware
configuration.
2. Program the DMAC run-time parameters in the DMABUSCFG register with the desired values common
for all DMA operations.
3. Initialize the desired interrupt type (level), and enable the interrupt output signal RESULT_AVAIL in the
master control module.
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Table 10-9. Performance Table for DMA-Based Operations
Performance in Mbps
Raw Engine
1 Block Packet
Performance
Performance
AES-128 (1 block = 128 bits)
492
483
492
Copyright © 2015, Texas Instruments Incorporated
20-Block
(1)
Performance
111
420
104
408
104
415
AES Cryptoprocessor Overview
100-Block
(1)
(1)
Performance
476
466
474
815

Hide quick links:

Advertisement

loading