Normal Interrupt Priority Level Register 3; Table 10-16 Normal Interrupt Priority Level Register 3 Description - Motorola DragonBall MC9328MX1 Reference Manual

Integrated portable system processor
Table of Contents

Advertisement

Interrupt Controller (AITC)

10.4.7.5 Normal Interrupt Priority Level Register 3

NIPRIORITY3
BIT
31
30
29
NIPR31
TYPE
rw
rw
rw
0
0
0
RESET
BIT
15
14
13
NIPR27
TYPE
rw
rw
rw
0
0
0
RESET
Table 10-16. Normal Interrupt Priority Level Register 3 Description
Name
NIPR31
Normal Interrupt Priority Level—Selects the software
Bits 31–28
controlled priority level for the associated normal interrupt
source.
NIPR30
Bits 27–24
These registers do not affect the prioritization of fast
interrupt priorities.
NIPR29
Bits 23–20
NIPR28
Bits 19–16
NIPR27
Bits 15–12
NIPR26
Bits 11–8
NIPR25
Bits 7–4
NIPR24
Bits 3–0
10-20
Normal Interrupt Priority Level Register 3
28
27
26
25
NIPR30
rw
rw
rw
rw
0
0
0
0
12
11
10
9
NIPR26
rw
rw
rw
rw
0
0
0
0
Description
MC9328MX1 Reference Manual
24
23
22
21
20
NIPR29
rw
rw
rw
rw
rw
0
0
0
0
0
0x0000
8
7
6
5
4
NIPR25
rw
rw
rw
rw
rw
0
0
0
0
0
0x0000
0000 = Lowest priority normal
interrupt
...
1111 = Highest priority normal
interrupt
Addr
0x00223030
19
18
17
16
NIPR28
rw
rw
rw
rw
0
0
0
0
3
2
1
0
NIPR24
rw
rw
rw
rw
0
0
0
0
Settings
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents