Input Configuration Registers; Input Configuration Register A1; Table 32-8 Input Configuration Register A1 Description - Motorola DragonBall MC9328MX1 Reference Manual

Integrated portable system processor
Table of Contents

Advertisement

GPIO Module and I/O Multiplexer (IOMUX)

32.5.3 Input Configuration Registers

The input configuration registers ICONFA1 and ICONFA2 specify the signal or value driven to the AOUT
bus. The input configuration registers ICONFB1 and ICONFB2 specify the signal or value driven to the
BOUT bus. There are two bits in the input configuration registers for each port pin.
There are four distinct input configuration registers for each port; each holds the data for one of the four
GPIO ports (Port A, Port B, Port C, and Port D).

32.5.3.1 Input Configuration Register A1

ICONFA1_A
ICONFA1_B
ICONFA1_C
ICONFA1_D
BIT
31
30
29
pin 15
TYPE
rw
rw
rw
1
1
1
RESET
BIT
15
14
13
pin 7
TYPE
rw
rw
rw
1
1
1
RESET
Table 32-8. Input Configuration Register A1 Description
Name
ICONFA1 [i]
Input Configuration—Corresponds to
Bits 31–0
pins 0–15 of the port and defines which
one of the four options is driven to
AOUT [i]. Each port pin [i] (i = 0 through
15) requires two ICONFA1 bits to
determine the input value.
32-12
Port A Input Configuration Register A1
Port B Input Configuration Register A1
Port C Input Configuration Register A1
Port D Input Configuration Register A1
28
27
26
25
pin 14
pin 13
rw
rw
rw
rw
1
1
1
1
12
11
10
9
pin 6
pin 5
rw
rw
rw
rw
1
1
1
1
Description
MC9328MX1 Reference Manual
24
23
22
21
ICONFA1
pin 12
pin 11
pin 10
rw
rw
rw
rw
1
1
1
1
0xFFFF
8
7
6
5
ICONFA1
pin 4
pin 3
rw
rw
rw
rw
1
1
1
1
0xFFFF
ICONFA1
ICONFA1
[2i + 1]
[2i]
0
0
0
1
1
0
1
1
0x0021C00C
0x0021C10C
0x0021C20C
0x0021C30C
20
19
18
17
pin 9
rw
rw
rw
rw
1
1
1
1
4
3
2
1
pin 2
pin 1
rw
rw
rw
rw
1
1
1
1
Settings
Input Selected
GPIO-In [i]
Interrupt Status Register [i]
0
1
MOTOROLA
Addr
16
pin 8
rw
1
0
pin 0
rw
1

Advertisement

Table of Contents
loading

Table of Contents