Table 18-3 Spi Module Register Memory Map; Programming Model - Motorola DragonBall MC9328MX1 Reference Manual

Integrated portable system processor
Table of Contents

Advertisement

18.3 Programming Model

Each SPI module includes eight 32-bit registers. Table 18-3 summarizes these registers and their
addresses.
SPI 1 Interrupt Control/Status Register
SPI 1 Sample Period Control Register
SPI 1 DMA Control Register
SPI 2 Interrupt Control/Status Register
SPI 2 Sample Period Control Register
SPI 2 DMA Control Register
MOTOROLA
Table 18-3. SPI Module Register Memory Map
Description
SPI 1 Rx Data Register
SPI 1 Tx Data Register
SPI 1 Control Register
SPI 1 Test Register
SPI 1 Soft Reset Register
SPI 2 Rx Data Register
SPI 2 Tx Data Register
SPI 2 Control Register
SPI 2 Test Register
SPI 2 Soft Reset Register
Serial Peripheral Interface Modules (SPI 1 and SPI 2)
Name
Address
RXDATAREG1
0x00213000
TXDATAREG1
0x00213004
CONTROLREG1
0x00213008
INTREG1
0x0021300C
TESTREG1
0x00213010
PERIODREG1
0x00213014
DMAREG1
0x00213018
RESETREG1
0x0021301C
RXDATAREG2
0x00219000
TXDATAREG2
0x00219004
CONTROLREG2
0x00219008
INTREG2
0x0021900C
TESTREG2
0x00219010
PERIODREG2
0x00219014
DMAREG2
0x00219018
RESETREG2
0x0021901C
Programming Model
18-5

Advertisement

Table of Contents
loading

Table of Contents