Normal Interrupt Priority Level Register 7; Table 10-12 Normal Interrupt Priority Level Register 7 Description - Motorola DragonBall MC9328MX1 Reference Manual

Integrated portable system processor
Table of Contents

Advertisement

Interrupt Controller (AITC)

10.4.7.1 Normal Interrupt Priority Level Register 7

NIPRIORITY7
BIT
31
30
29
NIPR63
TYPE
rw
rw
rw
0
0
0
RESET
BIT
15
14
13
NIPR59
TYPE
rw
rw
rw
0
0
0
RESET
Table 10-12. Normal Interrupt Priority Level Register 7 Description
Name
NIPR63
Normal Interrupt Priority Level—Selects the software
Bits 31–28
controlled priority level for the associated normal interrupt
source.
NIPR62
Bits 27–24
These registers do not affect the prioritization of fast
interrupt priorities.
NIPR61
Bits 23–20
NIPR60
Bits 19–16
NIPR59
Bits 15–12
NIPR58
Bits 11–8
NIPR57
Bits 7–4
NIPR56
Bits 3–0
10-16
Normal Interrupt Priority Level Register 7
28
27
26
25
NIPR62
rw
rw
rw
rw
0
0
0
0
12
11
10
9
NIPR58
rw
rw
rw
rw
0
0
0
0
Description
MC9328MX1 Reference Manual
24
23
22
21
20
NIPR61
rw
rw
rw
rw
rw
0
0
0
0
0
0x0000
8
7
6
5
4
NIPR57
rw
rw
rw
rw
rw
0
0
0
0
0
0x0000
0000 = Lowest priority normal
interrupt
...
1111 = Highest priority normal
interrupt
Addr
0x00223020
19
18
17
16
NIPR60
rw
rw
rw
rw
0
0
0
0
3
2
1
0
NIPR56
rw
rw
rw
rw
0
0
0
0
Settings
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents