Analog I/O Mux 2 (Aiomux2) Register; Analog I/O Mux 2 (Aiomux2) Register Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

C28 General-Purpose Input/Output (GPIO)
Table 4-56. Analog I/O MUX 1 (AIOMUX1) Register Field Descriptions (continued)
Bit
Field
7:6
Reserved
5:4
AIO2
3:0
Reserved
4.2.7.8

Analog I/O MUX 2 (AIOMUX2) Register

The Analog I/O MUX 2 (AIOMUX2) register is shown and described in the figure and table below.
31
30
29
28
Reserved
Reserved
R/W-0x2
R/W-0x2
15
14
13
12
Reserved
AIO22
R/W-0x2
R/W-0x2
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-57. Analog I/O MUX 2 (AIOMUX2) Register Field Descriptions
Bit
Field
31:26
Reserved
25:24
AIO28
23:20
Reserved
19:16
Reserved
15-14
Reserved
13:12
AIO22
11:10
Reserved
9:8
AIO20
7:6
Reserved
5:4
AIO18
3:0
Reserved
402
General-Purpose Input/Output (GPIO)
Value
Description
Any writes to these bit(s) must always have a value of 0x2
00 or 01
AIO2 enabled
10 or 11
AIO2 disabled (default)
Any writes to these bit(s) must always have a value of 0xA
Figure 4-49. Analog I/O MUX 2 (AIOMUX2) Register
27
26
25
Reserved
AIO28
R/W-0x2
R/W-0x2
11
10
9
Reserved
AIO20
R/W-0x2
R/W-0x2
Value
Description
Any writes to these bit(s) must always have a value of 0x2A
00 or 01
AIO28 enabled
10 or 11
AIO28 disabled (default)
Any writes to these bit(s) must always have a value of 0xA
Any writes to these bit(s) must always have a value of 0xA
Any writes to these bit(s) must always have a value of 0x2
00 or 01
AIO22 enabled
10 or 11
AIO22 disabled (default)
Any writes to these bit(s) must always have a value of 0x2
00 or 01
AIO20 enabled
10 or 11
AIO20 disabled (default)
Any writes to these bit(s) must always have a value of 0x2
00 or 01
AIO18 enabled
10 or 11
AIO18 disabled (default)
Any writes to these bit(s) must always have a value of 0xA
Copyright © 2012–2019, Texas Instruments Incorporated
24
23
22
21
Reserved
Reserved
R/W-0x2
R/W-0x2
8
7
6
5
Reserved
AIO18
R/W-0x2
R/W-0x2
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
20
19
Reserved
R/W-0xA
4
3
Reserved
R/W-0xA
Submit Documentation Feedback
16
0

Advertisement

Table of Contents
loading

Table of Contents