Transmit Shift Register (Tsr); Serial Mode Register (Smr) - Renesas H8SX/1520 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1520 Series:
Table of Contents

Advertisement

Section 12 Serial Communication Interface (SCI)
12.3.4

Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first
automatically transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR
cannot be directly accessed by the CPU.
12.3.5

Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source.
Some bits in SMR have different functions in normal mode and smart card interface mode.
• When SMIF in SCMR = 0
Bit
Bit Name
Initial Value
R/W
• When SMIF in SCMR = 1
Bit
Bit Name
Initial Value
R/W
Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCMR = 0):
Bit
Bit Name
7
C/A
6
CHR
Rev. 3.00 Mar. 14, 2006 Page 382 of 804
REJ09B0104-0300
Downloaded from
Elcodis.com
electronic components distributor
7
6
C/A
CHR
0
0
R/W
R/W
R/W
7
6
GM
BLK
0
0
R/W
R/W
R/W
Initial
Value
R/W
0
R/W
0
R/W
5
4
PE
O/E
STOP
0
0
R/W
R/W
5
4
PE
O/E
BCP1
0
0
R/W
R/W
Description
Communication Mode
0: Asynchronous mode
1: Clocked synchronous mode
Character Length (valid only in asynchronous mode)
0: Selects 8 bits as the data length.
1: Selects 7 bits as the data length. LSB-first is fixed and
the MSB (bit 7) in TDR is not transmitted in
transmission.
In clocked synchronous mode, a fixed data length of 8
bits is used.
3
2
1
MP
CKS1
0
0
0
R/W
R/W
3
2
1
BCP0
CKS1
0
0
0
R/W
R/W
0
CKS0
0
R/W
0
CKS0
0
R/W

Advertisement

Table of Contents
loading

Table of Contents