Transmit Shift Register (Tsr); Transmit Data Register (Tdr) - Renesas F-ZTAT H8 Series Hardware Manual

Section 13 Serial Communication Interface
13.2.3

Transmit Shift Register (TSR)

TSR is the register that transmits serial data.
Bit 7
Read/Write —
The SCI loads transmit data from TDR into TSR, then transmits the data serially from the TxD
pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next
transmit data from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 in SSR,
however, the SCI does not load the TDR contents into TSR. The CPU cannot read or write TSR
directly.
13.2.4

Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for serial transmission.
Bit 7
Initial value 1
Read/Write R/W
When the SCI detects that TSR is empty, it moves transmit data written in TDR from TDR into
TSR and starts serial transmission. Continuous serial transmission is possible by writing the next
transmit data in TDR during serial transmission from TSR.
The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and in standby
mode.
Rev. 7.00 Sep 21, 2005 page 456 of 878
REJ09B0259-0700
6 5 4
— — —
6 5 4
1 1 1
R/W R/W R/W
3 2
— — —
3 2
1 1
R/W R/W R/W
1 0
—
1 0
1 1
R/W