Ram Emulation Register (Ramer) - Renesas H8SX/1520 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1520 Series:
Table of Contents

Advertisement

Section 17 Flash Memory (0.18-(m F-ZTAT Version)
17.7.3

RAM Emulation Register (RAMER)

RAMER specifies the user MAT area overlaid with part of the on-chip RAM (H'FFA000 to
H'FFAFFF) when performing emulation of programming the user MAT. RAMER should be set in
user mode or user program mode. To ensure dependable emulation, the memory MAT to be
emulated must not be accessed immediately after changing the RAMER contents. When accessed
at such a timing, correct operation is not guaranteed.
Bit
Bit Name
Initial Value
R/W
Bit
Bit Name
7 to 4
3
RAMS
2
RAM2
1
RAM1
0
RAM0
Rev. 3.00 Mar. 14, 2006 Page 598 of 804
REJ09B0104-0300
Downloaded from
Elcodis.com
electronic components distributor
7
6
5
0
0
0
R
R
R
Initial
Value
R/W
0
R
0
R/W
0
R/W
0
R/W
0
R/W
4
3
RAMS
0
0
R
R/W
Description
Reserved
These are read-only bits and cannot be modified.
RAM Select
Selects the function which emulates the flash memory
using the on-chip RAM.
0: Disables RAM emulation function
1: Enables RAM emulation function (all blocks of the
user MAT are protected against programming and
erasing)
Flash Memory Area Select
These bits select the user MAT area overlaid with the
on-chip RAM when RAMS = 1. The following areas
correspond to the 4-kbyte erase blocks.
000: H'000000 to H'000FFF (EB0)
001: H'001000 to H'001FFF (EB1)
010: H'002000 to H'002FFF (EB2)
011: H'003000 to H'003FFF (EB3)
100: H'004000 to H'004FFF (EB4)
101: H'005000 to H'005FFF (EB5)
110: H'006000 to H'006FFF (EB6)
111: H'007000 to H'007FFF (EB7)
2
1
RAM2
RAM1
RAM0
0
0
R/W
R/W
R/W
0
0

Advertisement

Table of Contents
loading

Table of Contents