Dmac Interface; Figure 13.15 Dmac Transfer Flowchart - Renesas H8SX/1520 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1520 Series:
Table of Contents

Advertisement

Section 13 Controller Area Network (HCAN)
13.6

DMAC Interface

The DMAC can be activated by the reception of a message in HCAN mailbox 0. When the
DMAC activation is set and DMAC transfer ends, flags RXPR0 and RFPR0 are automatically
cleared. An interrupt request is not sent to the CPU by a reception interrupt from the HCAN.
Figure 13.15 shows a DMAC transfer flowchart.
Rev. 3.00 Mar. 14, 2006 Page 502 of 804
REJ09B0104-0300
Downloaded from
Elcodis.com
electronic components distributor
DMAC initialization
Activation source, source address,
destination address, transfer count, and
Message reception in HCAN's
mailbox 0
DMAC activation
End of DMAC transfer?
Yes
DMAC transfer end bit setting
RXPR and RFPR clearing
DMAC interrupt enable = 1?
Yes
Interrupt to CPU
DMAC interrupt flag clearing
End

Figure 13.15 DMAC Transfer Flowchart

: Settings by user
: Processing by hardware
No
No

Advertisement

Table of Contents
loading

Table of Contents