Renesas H8SX/1520 Series Hardware Manual page 741

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1520 Series:
Table of Contents

Advertisement

Register Name
Port H data direction register
Port J data direction register
Port K data direction register
Port H input buffer control
register
Port J input buffer control
register
Port K input buffer control
register
Port D pull-up MOS control
register
Port H pull-up MOS control
register
Port J pull-up MOS control
register
Port K pull-up MOS control
register
Port 2 open drain control
register
Port function control register 9 PFCR9
Port function control register A PFCRA
Port function control register B PFCRB
Software standby release IRQ
enable register
DMA source address
register_0
DMA destination address
register_0
DMA offset register_0
DMA transfer count register_0 DTCR_0
DMA block size register_0
DMA mode control register_0
DMA address control
register_0
Downloaded from
Elcodis.com
electronic components distributor
Number
Abbr.
of Bits
PHDDR
8
PJDDR
8
PKDDR
8
PHICR
8
PJICR
8
PKICR
8
PDPCR
8
PHPCR
8
PJPCR
8
PKPCR
8
P2ODR
8
8
8
8
SSIER
16
DSAR_0
32
DDAR_0
32
DOFR_0
32
32
DBSR_0
32
DMDR_0
32
DACR_0
32
Section 20 List of Registers
Address
Module
H'FFBA8
I/O port
H'FFBAA
I/O port
H'FFBAB
I/O port
H'FFBAC
I/O port
H'FFBAE
I/O port
H'FFBAF
I/O port
H'FFBB4
I/O port
H'FFBB8
I/O port
H'FFBBA
I/O port
H'FFBBB
I/O port
H'FFBBC
I/O port
H'FFBC9
I/O port
H'FFBCA
I/O port
H'FFBCB
I/O port
H'FFBCE
INTC
H'FFC00
DMAC_0
H'FFC04
DMAC_0
H'FFC08
DMAC_0
H'FFC0C
DMAC_0
H'FFC10
DMAC_0
H'FFC14
DMAC_0
H'FFC18
DMAC_0
Rev. 3.00 Mar. 14, 2006 Page 703 of 804
Access
Data
Cycles
Width
(Read/Write)
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/2Pφ
8
2Pφ/3Pφ
8
2Pφ/3Pφ
8
2Pφ/3Pφ
8
2Pφ/3Pφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
16
2Iφ/2Iφ
REJ09B0104-0300

Advertisement

Table of Contents
loading

Table of Contents