Figure 14.8 Flowchart Example Of Data Reception (Ssu Mode) - Renesas H8SX/1520 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1520 Series:
Table of Contents

Advertisement

Section 14 Synchronous Serial Communication Unit (SSU)
[1]
[2]
Dummy-read SSRDR
No
[4]
Read received data in SSRDR
RDRF automatically cleared
[5]
Read receive data in SSRDR
[6]
Overrun error processing
Clear ORER in SSSR
(4)
Data Transmission/Reception
Figure 14.9 shows a flowchart example of simultaneous transmission/reception. The data
transmission/reception is performed combining the data transmission and data reception as
mentioned above. The data transmission/reception is started by writing transmit data to SSTDR
with TE = RE = 1.
Before switching transmission mode (TE = 1) or reception mode (RE = 1) to
transmission/reception mode (TE = RE = 1), clear the TE and RE bits to 0. When starting the
transfer, confirm that the TEND, RDRF, and ORER bits are cleared to 0 before setting the TE or
RE bit to 1.
Rev. 3.00 Mar. 14, 2006 Page 536 of 804
REJ09B0104-0300
Downloaded from
Elcodis.com
electronic components distributor
Start
Initial setting
Read SSSR
RDRF = 1?
Yes
Yes
ORER = 1?
No
No
Consecutive data
reception?
Yes
RE = 0
End reception
End reception

Figure 14.8 Flowchart Example of Data Reception (SSU Mode)

[1]
Initial setting:
Specify the receive data format.
[2]
Start reception:
When SSRDR is dummy-read with RE = 1, reception is
started.
[3], [6] Receive error processing:
When a receive error occurs, execute the designated error
processing after reading the ORER bit in SSSR. After that,
clear the ORER bit to 0. While the ORER bit is set to 1,
transmission or reception is not resumed.
[3]
[4]
To continue single reception:
When continuing single reception, wait for time of t
while the RDRF flag is set to 1 and then read receive data
in SSRDR.
The next single reception starts after reading receive data
in SSRDR.
[5]
To complete reception:
To complete reception, read receive data after clearing the
RE bit to 0. When reading SSRDR without clearing the RE
bit, reception is resumed.
Note: Hatching boxes represent SSU internal operations.
SUcyc

Advertisement

Table of Contents
loading

Table of Contents