Figure 7.27 Example Of Transfer In Normal Transfer Mode By Burst Access - Renesas H8SX/1520 Series Hardware Manual

(2)
Normal Transfer Mode (Burst Mode)
In burst mode, one byte, one word, or one longword of data continues to be transferred until the
transfer end condition is satisfied.
When a burst transfer starts, a transfer request from a channel having priority is suspended until
the burst transfer is completed.
In figure 7.27, the TEND signal output is enabled and data is transferred in words from the
external 16-bit 2-state access space to the external 16-bit 2-state access space in normal transfer
mode by burst access.
Bφ
Address
bus
RD
HHWR,
High
HLWR
LHWR,
LLWR
TEND
Bus
released

Figure 7.27 Example of Transfer in Normal Transfer Mode by Burst Access

Downloaded from Elcodis.com electronic components distributor
DMA DMA
read cycle write cycle
DMA DMA
read cycle write cycle
Burst transfer
Rev. 3.00 Mar. 14, 2006 Page 185 of 804
Section 7 DMA Controller (DMAC)
DMA DMA
read cycle write cycle
Last transfer cycle
REJ09B0104-0300
Bus
released