Table 5.7 Cpu Priority Control; Table 5.8 Example Of Priority Control Function Setting And Control State - Renesas H8SX/1520 Series Hardware Manual

32-bit cisc microcomputer

Hide thumbs Also See for H8SX/1520 Series:

Table of Contents

Table 5.8 shows an setting example of the priority control function over the DMAC and the

transfer request control state. Although the DMAC priority levels can be assigned for each

channel, table 5.8 gives a single channel description. Thus, transfer for each channel can be

performed independently by assigning the different priority levels.

Interrupt Control

Downloaded from

electronic components distributor

CPU Priority Control

Example of Priority Control Function Setting and Control State

CPUP2 to CPUP0

B'111 to B'000

B'111 to B'000

Section 5 Interrupt Controller

Control Status

Updating of CPUP2

Transfer Request Control State

Rev. 3.00 Mar. 14, 2006 Page 121 of 804

REJ09B0104-0300

Chapters

Table of Contents