Download Print this page

Renesas M16C/50 Series User Manual page 865

Advertisement

REVISION HISTORY
Rev.
Date
1.00
Jan. 31, 2010
Usage Notes
Refer to 1. "Items revised or added in this version" for the items revised or added in this version.
M16C/5L Group, M16C/56 Group Hardware Manual
Page
K-Version, VCC = 5 V
Table 27.57 "Electrical Characteristics (1)" Parameter for V
744
"TA2OUT" modified to "SCL2, SDA2", and "TA0OUT" respectively; "ZP, IDU, IDW, IDV, SD,
INPC1_0 to INPC1_7, CRX0" added
Table 27.58 "Electrical Characteristics (2)" "During flash memory program" and "During flash
745
memory erase" added
27.5.2.1 "Reset Input ( RESET Input)" added
746
Figure 27.30 "External Clock Input (XIN Input)" to Figure 27.36 "External Interrupt INTi Input"
746-751
added (replaced Timing Diagram (1) and (2))
750
27.5.2.5 "Timer S Input" added
752
Figure 27.37 "Multi-master I
K-Version, VCC = 3 V
Table 27.73 "Electrical Characteristics (1)" Parameter for V
753
"TA2OUT" modified to "SCL2, SDA2", and "TA0OUT" respectively; "ZP, IDU, IDW, IDV, SD,
INPC1_0 to INPC1_7, CRX0" added
Table 27.74 "Electrical Characteristics (2)" "During flash memory program" and "During flash
754
memory erase" added
27.6.2.1 "Reset Input ( RESET Input)" added
755
Figure 27.39 "External Clock Input (XIN Input)" to Figure 27.45 "External Interrupt INTi Input"
755-760
added (replaced Timing Diagram (1) and (2))
759
27.6.2.5 "Timer S Input" added
761
Figure 27.46 "Multi-master I
28.1 "OFS1 Address, OFS2 Address, and ID Code Storage Address" "OFS2 address" added
762
to the title and the ninth line; "set FFh to the OFS2 address", "org 0FFDBH", and "byte 0FFh"
added to description for example
Table 28.1 "Registers with Write-Only Bits" the order of registers changed; "CAN0 Receive
764
FIFO Pointer Control Register" and "CAN0 Transmit FIFO pointer Control Register" added
774
28.9.2 "SP Setting" the second paragraph added
795
28.18.1.1 "Transmission/Reception" "(i = 0 to 3)" added to the second line
795
28.18.1.3 "Reception" typo corrected from "the RE bit" to "the RI bit" in the third paragraph
796
28.18.2.1 "Transmission/Reception" "(i = 0 to 3)" added to the second line
797
28.19.2.6 "S10 Register" the third line modified
802
28.22.3.10 "Software Command" the third line modified
Revision History
2
C-bus" the title changed
2
C-bus" the title changed
C- 25
V
modified: "SCL, SDA", and
T+-
T-
V
modified: "SCL, SDA", and
T+-
T-

Advertisement

loading