Renesas M16C/50 Series User Manual page 609

M16C/5L Group, M16C/56 Group
CAN bus
Internal bus
RFEST
RFWST
RFFST
CAN0 receive FIFO interrupt
Bits 29 to 28 in the C0MIER register = 01b
CAN0 receive FIFO interrupt
Bits 29 to 28 in the C0MIER register = 11b
C0RFPCR register
RFEST, RFWST, RFFST: Bits in the C0RFCR register
Figure 23.12 Receive FIFO Mailbox Operation (Bits 29 and 28 in C0MIER Register = 01b and 11b)
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
Receive FIFO mailbox
Frame Frame Frame Frame
1 2 3
Frame 1
Frame 2
Frame 3
Frame 4
4
Frame Frame Frame
1 2
23. CAN Module
Frame
3 4
Page 572 of 803