Advertisement
M16C/5L Group, M16C/56 Group
9.3.3.4
Exiting Wait Mode
The MCU exits wait mode by a reset or interrupt. Table 9.7 lists Resets and Interrupts to Exit Wait
Mode and Conditions for Use.
The peripheral function interrupts are affected by the CM02 bit in the CM0 register. When the CM02
bit is 0 (peripheral function clock f1 does not stop in wait mode), peripheral function interrupts can be
used to exit wait mode. When the CM02 bit is 1 (peripheral function clock f1 stops in wait mode), the
peripheral functions using the peripheral function clock f1 stop operating, so the peripheral functions
activated by external signals and the peripheral function clocks except f1 (fOCO40M, fOCO-F,
fOCO-S, fC, fC32) can be used to exit wait mode.
Table 9.7
Resets and Interrupts to Exit Wait Mode and Conditions for Use
Interrupt, Reset
INT
Key input
Timer A,
timer B
Timer S
Serial
interface
Multi-master
2
I
C-bus interface
CAN0 wake-up
A/D converter
Real-time clock
Voltage monitor 2
NMI
Hardware reset
Voltage monitor 0
reset
Voltage monitor 2
reset
Watchdog timer
When the MCU exits wait mode by using an interrupt, an interrupt request is generated, the CPU
clock starts running, and interrupt routine is performed.
When the MCU exits wait mode by an interrupt, the CPU clock is the same CPU clock used while
executing the WAIT instruction.
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
CM02 = 0
Usable
Usable
Usable in all modes
Usable in all modes except the
following: not usable in IC/OC
interrupt 0 and 1
Usable in internal clock or
external clock
Usable
Usable in CAN sleep mode
Usable in one-shot mode or single
sweep mode.
Usable when fC is supplied and is used as count source
Usable when the digital filter is disabled (VW2C1 bit in the VW2C register is 1).
Usable when the digital filter is enabled (VW2C1 bit in the VW2C register is 0) and fOCO-S
is supplied (CM14 bit in the CM1 register is 0).
Usable
Usable
Usable
Usable when the digital filter is disabled (VW2C1 bit in the VW2C register is 1).
Usable when the digital filter is enabled (VW2C1 bit in the VW2C register is 0) and fOCO-S
is supplied (CM14 bit in the CM1 register is 0).
Usable when count source protection mode is enabled (the CSPRO bit in the CSPR
register is 1).
Conditions for Use
CM02 = 1
Usable (I NT5 is usable when the digital debounce filter
is disabled (P17DDR register is FFh))
Usable
Usable when fOCO-F, fOCO-S or fC32 is supplied and
is used as count source.
Usable when counting external signals in event counter
mode.
Not usable
Usable in external clock
The internal clock can be used when fOCO-F is
supplied and the internal clock is operated by fOCO-F
SCL/SDA interrupt is usable
Usable in CAN sleep mode
Usable when fOCO40M is supplied and is used as fAD
in one-shot mode or single sweep mode.
Usable when the digital debounce filter is disabled
(NDDR register is FFh)
9. Power Control
Page 130 of 803
Advertisement
