Download Print this page

Renesas M16C/50 Series User Manual page 431

Advertisement

M16C/5L Group, M16C/56 Group
Table 18.19
Timer S Interrupt Associated Registers
Address
0079h
IC/OC Interrupt 0 Control Register
007Ah
IC/OC Channel 0 Interrupt Control Register
007Bh
IC/OC Interrupt 1 Control Register
007Ch
IC/OC Channel 1 Interrupt Control Register
007Dh
IC/OC Channel 2 Interrupt Control Register
007Eh
IC/OC Channel 3 Interrupt Control Register
007Fh
IC/OC Base Timer Interrupt Control Register
18.4.1
IC/OC Base Timer Interrupt
When the base timer reset request by matching the G1BTRR register and the base timer, or the base
timer overflow is generated, the IR bit in the BTIC register becomes 1 (interrupt requested).
18.4.2
IC/OC Channel 0 Interrupt to IC/OC Channel 3 Interrupt
When interrupt requests for channels 0 to 3 are generated, the corresponding IR bit in registers
ICOCH0IC to ICOCH3IC becomes 1 (interrupt requested).
18.4.3
IC/OC Interrupt 0 and IC/OC Interrupt 1
An interrupt request for IC/OC interrupt i (i = 0, 1) is generated in combination with the channel j
interrupt request (j = 0 to 7). When the G1IEij bit in the G1IEi register is set to 1 (IC/OC interrupt i
request enabled), the interrupt request for channel j becomes the IC/OC interrupt i source.
When the channel j interrupt request is generated, the G1IRj bit in the G1IR register becomes 1
(interrupt requested). While bits in the G1IR register corresponding to the channels selected as sources
with the G1IEi register are all 0 (interrupt not requested), when any bit in the G1IR register becomes 1,
the IR bit in the ICOCiIC register becomes 1 (interrupt requested).
The IR bit in the ICOCiIC register becomes 0 automatically when an interrupt request is received
(interrupt not requested). However, the G1IRj bit does not become 0 automatically with an interrupt
request reception. Thus, set the G1IRj bit to 0 by a program. If the G1IRj bit remains 1 when the IR bit
is 0, the IR bit in the ICOCiIC register does not become 1 anymore. This means the IC/OC interrupt i
request is no longer generated.
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
Register
Symbol
Reset Value
ICOC0IC
XXXX X000b
ICOCH0IC
XXXX X000b
ICOC1IC
XXXX X000b
ICOCH1IC
XXXX X000b
ICOCH2IC
XXXX X000b
ICOCH3IC
XXXX X000b
BTIC
XXXX X000b
18. Timer S
Page 394 of 803

Advertisement

loading