Download Print this page

Renesas M16C/50 Series User Manual page 20

Advertisement

23.1.3
CAN0 Bit Configuration Register (C0BCR) .................................................................... 555
23.1.4
CAN0 Mask Register k (C0MKRk) (k = 0 to 7) ................................................................ 557
23.1.5
CAN0 FIFO Received ID Compare Register n (C0FIDCR0 to C0FIDCR1) (n = 0, 1) ..... 558
23.1.6
CAN0 Mask Invalid Register (C0MKIVLR) ..................................................................... 560
23.1.7
CAN0 Mailbox Register j (C0MBj) (j = 0 to 31) ................................................................ 561
23.1.8
CAN0 Mailbox Interrupt Enable Register (C0MIER) ....................................................... 565
23.1.9
CAN0 Message Control Register (C0MCTLj) (j = 0 to 31) .............................................. 566
23.1.10
CAN0 Receive FIFO Control Register (C0RFCR) .......................................................... 570
23.1.11
CAN0 Receive FIFO Pointer Control Register (C0RFPCR) ........................................... 573
23.1.12
CAN0 Transmit FIFO Control Register (C0TFCR) ......................................................... 574
23.1.13
CAN0 Transmit FIFO Pointer Control Register (C0TFPCR) ........................................... 576
23.1.14
CAN0 Status Register (C0STR) ..................................................................................... 577
23.1.15
CAN0 Mailbox Search Mode Register (C0MSMR) ......................................................... 580
23.1.16
CAN0 Mailbox Search Status Register (C0MSSR) ........................................................ 581
23.1.17
CAN0 Channel Search Support Register (C0CSSR) ..................................................... 583
23.1.18
CAN0 Acceptance Filter Support Register (C0AFSR) .................................................... 584
23.1.19
CAN0 Error Interrupt Enable Register (C0EIER) ............................................................ 585
23.1.20
CAN0 Error Interrupt Factor Judge Register (C0EIFR) .................................................. 587
23.1.21
CAN0 Receive Error Count Register (C0RECR) ............................................................ 590
23.1.22
CAN0 Transmit Error Count Register (C0TECR) ........................................................... 591
23.1.23
CAN0 Error Code Store Register (C0ECSR) .................................................................. 592
23.1.24
CAN0 Time Stamp Register (C0TSR) ............................................................................ 594
23.1.25
CAN0 Test Control Register (C0TCR) ............................................................................ 595
23.2
Operating Mode ........................................................................................................................ 598
23.2.1
CAN Reset Mode ............................................................................................................. 599
23.2.2
CAN Halt Mode ................................................................................................................ 600
23.2.3
CAN Sleep Mode ............................................................................................................. 601
23.2.4
CAN Operation Mode (Excluding Bus-Off State) ............................................................. 602
23.2.5
CAN Operation Mode (Bus-Off State) ............................................................................. 603
23.3
CAN Communication Speed Configuration............................................................................... 604
23.3.1
CAN Clock Configuration ................................................................................................. 604
23.3.2
Bit Timing Configuration .................................................................................................. 604
23.3.3
Bit rate ............................................................................................................................. 605
23.4
Mailbox and Mask Register Structure ....................................................................................... 606
23.5
Acceptance Filtering and Masking Function ............................................................................. 608
23.6
Reception and Transmission .....................................................................................................611
23.6.1
Reception ........................................................................................................................ 612
23.6.2
Transmission ................................................................................................................... 614
23.7
CAN Interrupt............................................................................................................................ 615
A- 13

Advertisement

loading