Download Print this page

Renesas M16C/50 Series User Manual page 370

Advertisement

M16C/5L Group, M16C/56 Group
Triangular Waveform as a Carrier Wave
Carrier wave
Signal wave
TB2S bit
in the TABSR register
Timer B2
Timer A1
reload control signal
INV13 bit
IR bit in the TB2IC register
(timer B2 interrupt request)
TA4 register
TA41 register
Reload register
Timer A4
start trigger signal
Timer A4
one-shot pulse
U-phase output signal
U-phase output signal
Dead time timer output
U-pin output
INV14 = 0
(active low)
U-pin output
U-pin output
INV14 = 1
(active high)
U-pin output
The above assumes the following:
In the INVC0 register
- The INV01 bit is 0 and the ICTB2 register is 2h (timer B2 interrupt at every second timer B2 underflow)
or bits INV01 to INV00 are 11b and the ICTB2 register is 1h (timer B2 interrupt at timer B2 underflow
while the timer A1 reload control signal is 1).
In the INVC1 register
- The INV16 bit is 1 (the dead time timer is triggered on the rising edge of the three-phase output shift register).
- The INV15 bit is 0 (dead time timer enabled).
- The INV10 bit is 0 (timer B2 underflow is a start trigger for timers A1, A2 and A4 ).
The PWCON bit in the TB2SC register is 0 (timer B2 reload at the timing of timer B2 underflow).
Bits PFC1 to PFC0 in the PFCR register are 11b (U-, U-phase outputs).
In registers TA4 and TA41
- Initial value: TA41 = a', TA4 = a
- Registers TA4 and TA41 change at every timer B2 interrupt
1st : TA41 = b'; TA4 = b; 2nd : TA41 = c'; TA4 = c; 3rd: TA41 = d'; TA4 = d
In registers IDB0 and IDB1
- Initial values: DU0 = 1; DUB0 = 0; DU1 = 0; DUB1 = 1
- At the third timer B2 interrupt, the values are changed to: DU0 = 1; DUB0 = 0; DU1 = 1; DUB1 = 0 .
Note:
1. Internal signal. Refer to Figure 17.1.
Figure 17.7
Example of Three-Phase Mode 1 Operation
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
(1)
a
a'
a'
a
(1)
a'
(1)
(1)
(1)
(1)
17. Three-Phase Motor Control Timer Function
b
b'
a'
b'
b
b'
c'
a
b'
b
Rewrite registers IDB0 and IDB1
Dead time
c
d
c'
d'
c
c'
d'
d
c'
c
d'
The rewritten values are
reflected at this point.
Page 333 of 803
d'
d

Advertisement

loading