Download Print this page

Renesas M16C/50 Series User Manual page 515

Advertisement

M16C/5L Group, M16C/56 Group
(1) Clock synchronization
Clock output
of other device
SCL2
Internal clock
(2) Synchronization period
Internal clock
SCL2
Write of transmit data
Figure 21.20 Clock Synchronization
21.3.3.5
SCL Clock Frequency
The SCL clock duty generated in I
2
when the I
C-bus setting is Fast-mode maximum SCL clock (400 kbps). This value does not satisfy the
2
Fast-mode I
C-bus specification (f
satisfy the SCL clock low-level width of 1.3 μ s or more.
When the clock synchronous function (Figure 21.20 "Clock Synchronization") is enabled, there is a
sampling delay of the noise filter plus 1 to 1.5 cycles of U2BRG count source.
There is also a delay of the SCL clock when high is determined and the SCL clock high width is
extended. Therefore, the actual SCL clock becomes slower than SCL clock bit rate setting.
To calculate the effective value of SCL clock, take the SCL clock rise time (t
The following is an example of an SCL clock calculation.
Example of an effective value of SCL clock calculation at 384.6 kbps
U2BRG count source: f1 = 20 MHz
U2BRG register setting value: n = 26 - 1
SCL clock rise time: t
SCL clock fall time: t
Noise filter width: t
Sampling delay: t
f
(theoretical value) = f1 / (2(n + 1)) = 20 MHz / (2(25 + 1)) = 384.6 kbps
SCL
t
= 1 / (2f
LOW
SCL
t
= 1 / (2f
HIGH
SCL
= 1 / (2 × 384.6 kbps) + 100 ns + (1 × 1 / 20 MHz)
= 1.45 μs
f
(actual value) = 1 / (t
SCL
Note:
1.
Maximum 200 ns.
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
Change the internal clock
signal from high to low to
start counting low period
1
2
C mode is 50%. The low-level width of the SCL clock is 1.25 μ s
2
= minimum 1.3 μ s). Set the SCL clock to 384.6 kbps or less to
LOW
= 100 ns
R
= 0 ns
F
(1)
= 100 ns
NF
= 1 cycle
SD
(theoretical value)) = 1 / (2 × 384.6 kbps) = 1.3 μs
(theoretical value)) + t
NF
+ t
+ t
+ t
F
LOW
R
Stop counting
3
4
5
Synchronized period
× 1 / f1)
+ (t
SD
) = 1 / (0 ns + 1.3 μs + 100 ns + 1.45 μs)
HIGH
21. Serial Interface UARTi (i = 0 to 4)
Resume
counting
6
7
8
9
) into consideration.
R
~ ~
350.8 kbps
Page 478 of 803

Advertisement

loading