Advertisement
M16C/5L Group, M16C/56 Group
21.2.3
UARTi Transmit/Receive Mode Register (UiMR) (i = 0 to 4)
UARTi Transmit/Receive Mode Register (i = 0 to 4)
b7 b6 b5 b4
b3
b2
b1
Write to the U4MR register in the next instruction after setting the PRC2 bit in the PRCR register to 1
(write enabled)
SMD2 to SMD0 (Serial I/O mode select bit) (b2 to b0)
When setting bits SMD2 to SMD0 to 000b (serial interface disabled), set the TE bit in the UiC1 register
to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
2
010b (I
C mode) is selected by the U2MR register. Do not select 010b by the U0MR, U1MR, U3MR, or
U4MR register.
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
Symbol
b0
U0MR, U1MR, U2MR
U4MR, U3MR
Bit Symbol
Bit Name
SMD0
SMD1
Serial I/O mode select bit
SMD2
Internal/external clock
CKDIR
select bit
STPS
Stop bit length select bit
PRY
Odd/even parity select bit
PRYE
Parity enable bit
TXD, RXD I/O polarity
IOPOL
inverse bit
21. Serial Interface UARTi (i = 0 to 4)
Address
0248h, 0258h, 0268h
0298h, 02A8h
Function
b2 b1 b0
0 0 0 : Serial interface disabled
0 0 1 : Clock synchronous serial I/O mode
2
0 1 0 : I
C mode
1 0 0 : UART mode character bit length is 7 bits
1 0 1 : UART mode character bit length is 8 bits
1 1 0 : UART mode character bit length is 9 bits
Only set the values listed above.
0 : Internal clock
1 : External clock
0 : 1 stop bit
1 : 2 stop bit
Enabled when PRYE is 1
0 : Odd parity
1 : Even parity
0 : Parity disabled
1 : Parity enabled
0 : Not inverted
1 : Inverted
Reset Value
00h
00h
RW
RW
RW
RW
RW
RW
RW
RW
RW
Page 437 of 803
Advertisement
