Download Print this page

Renesas M16C/50 Series User Manual page 561

Advertisement

M16C/5L Group, M16C/56 Group
22.3.1.3
Receiving a Slave Address in Wait Mode and Stop Mode
When the CM02 bit in the CM0 register is set to 0 (peripheral clock f1 does not stop in wait mode)
and transition is made to wait mode, the I
mode.
When the CM02 bit in the CM0 register is set to 1 (peripheral clock f1 stops in wait mode) and
transition is made to wait mode, the I
stop mode and low-power consumption mode.
The SCL/SDA interrupt can be used in either wait mode or stop mode.
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
2
C interface can receive the slave address even in wait
2
C interface stops operating because fVIIC supply is stopped in
2
22. Multi-master I
C-bus Interface
Page 524 of 803

Advertisement

loading