Download Print this page

Renesas M16C/50 Series User Manual page 435

Advertisement

M16C/5L Group, M16C/56 Group
19. Task Monitor Timer
19.1
Introduction
The task monitor timer has one 16-bit timer to count internal count sources. The TMOSPR register (task
monitor timer protect register) has the ability to protect other task monitor timer associated registers.
Table 19.1
Task Monitor Timer Specifications
Item
Count sources
Count operations
Counter cycle
Count start condition
Count stop condition
Interrupt request generation
timing
Read from timer
Write to task monitor timer
f1
1/8
TMOS2CS to TMOS0CS: Bits in the TMOSCS register
TMOS0S: Bit in the TMOSSR register
Figure 19.1
Task Monitor Timer Block Diagram
R01UH0127EJ0110 Rev.1.10
Sep 01, 2011
f1, f1 divided-by-8, f1 divided-by-32, f1 divided-by-128
Decrement
Reloads the value in the reload register and continues counting when the
timer underflows.
(n+1)/fj
n: TMOS register setting 0000
Set the TMOS0S bit in the TMOSSR register to 1 (start counting)
Set the TMOS0S bit to 0 (stop counting)
At timer underflow
The timer's count value is read by reading the TMOS register
When the value is written to the TMOS register while the task monitor
timer counter stops, the value is written to both the reload register and the
counter.
When the value is written to the TMOS register while the task monitor
timer is counting (after setting the TMOS0S bit in the TMOSSR register to
1 (start counting)), the value is written to the reload register and
transferred at the next reload timing.
TMOS2CS to TMOS0CS
000
001
010
1/4
011
1/4
Select clock source
Specification
to FFFF
fj: count source frequency
h
h,
Higher bits of data bus
Lower bits of data bus
Lower 8 bits
Reload register
Counter
TMOS0S
19. Task Monitor Timer
Higher 8 bits
Page 398 of 803

Advertisement

loading