Gpio34, Gpio135 Multiplexing Diagram - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

C28 General-Purpose Input/Output (GPIO)

0 = PU disabled (reset value)

1 = PU enabled

GPxDAT latch/read are accessed at the same memory location.

Pull-up selection is only controlled by the M3 GPIO registers except GPIO128-GPIO135, which is controlled by the

GPEPUD register.

GPIO32 - GPIO63 only.

Note the bit polarity difference between GPIOPUR and GPEPUD registers when enabling pullups.

Open drain selection is only controlled by the M3 GPIO registers

The appropriate bits in the GPIOCSEL registers (M3 GPIO registers) must be set to use the C28

GPIOs. If the GPIO is set as an M3 GPIO, the C28 GPIO MUX inputs are still active and can be read.

The input qualification circuit is not reset when modes are changed (such as changing from output to

General-Purpose Input/Output (GPIO)

Figure 4-37. GPIO34, GPIO135 Multiplexing Diagram

0 = input, 1 = output

(default on reset)

SPRUH22I – April 2012 – Revised November 2019

GPxDAT (read)

(default on reset)

Peripheral 1 input

Peripheral 2 input

Peripheral 3 input

Peripheral 1 output

Peripheral 2 output

Peripheral 3 output

(default on reset)

Peripheral 1 output enable

Peripheral 2 output enable

Peripheral 3 output enable

Submit Documentation Feedback

Chapters

Table of Contents