ST STM32G4 Series Reference Manual page 1030

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32G4 Series:

Table of Contents

High-resolution timer (HRTIM)

Bits 5:2 FLT5CNT[3:0]: Fault 5 counter

This bitfield selects the FAULT5 counter threshold. A fault is considered valid when the number of

events is equal to the (FLT5CNT[3:0]+1) value.

Bit 1 FLT5BLKS: Fault 5 blanking source

The FTL5BLKS bit selects the FAULT5 blanking source (refer to

0: Fault 5 reset-aligned blanking window

1: Fault 5 Moving blanking window

Note: This bitfield is written only when FLT5E enable bit is reset.

Bit 0 FLT5BLKE: Fault 5 blanking enable

The FTL5BLKE bit selects the FAULT5 blanking mode. The blanking source is defined by the

FLT5BLKS bit.

0: No blanking on fault 5

1: Fault 5 blanking mode

Note: This bitfield is written only when FLT5E enable bit is reset

RM0440 Rev 1

for details).

Chapters

Table of Contents

Do you have a question about the STM32G4 Series and is the answer not in the manual?