ST STM32G4 Series Reference Manual page 1355

RM0440
29.7.8 TIM15 capture/compare mode register 1 [alternate]
(TIM15_CCMR1)
Address offset: 0x18
Reset value: 0x0000 0000
The same register can be used for output compare mode (this section) or for input capture
mode (previous section). The direction of a channel is defined by configuring the
corresponding CCxS bits. All the other bits of this register have a different function for input
capture and for output compare modes. It is possible to combine both modes independently
(e.g. channel 1 in input capture mode and channel 2 in output compare mode).
T
31 30 29
Res. Res. Res. Res.
15 14 13
OC2
OC2M[2:0]
CE
rw rw rw
Output compare mode:
Bits 31:25 Reserved, must be kept at reset value.
Bits 23:17 Reserved, must be kept at reset value.
Bit 15 OC2CE: Output compare 2 clear enable
Bits 24, 14:12 OC2M[3:0]: Output compare 2 mode
Bit 11 OC2PE: Output compare 2 preload enable
Bit 10 OC2FE: Output compare 2 fast enable
Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection
Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIM15_CCER).
Bit 7 OC1CE: Output compare 1 clear enable
28 27 26 25
Res. Res. Res.
12 11 10 9
OC2 OC2
CC2S[1:0]
PE FE
rw rw rw rw
This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC2 channel is configured as output.
01: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2.
10: C2 channel is configured as input, tim_ic2 is mapped on tim_ti1.
11: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working
only if an internal trigger input is selected through the TS bit (TIM15_SMCR register)
0: tim_oc1ref is not affected by the tim_ocref_clr_int input.
1: tim_oc1ref is cleared as soon as a High level is detected on tim_ocref_clr_int input.
General-purpose timers (TIM15/TIM16/TIM17)
24 23 22
OC2M
Res. Res.
[3]
rw
8 7 6
OC1
OC1M[2:0]
CE
rw rw rw
RM0440 Rev 1
21 20 19 18
Res. Res. Res. Res.
5 4 3 2
OC1 OC1
PE FE
rw rw rw rw
17 16
OC1M
Res.
[3]
rw
1 0
CC1S[1:0]
rw rw
1355/2083
1399