Table 160. Analog Watchdog 2 And 3 Comparison; Figure 123. Adcy_Awdx_Out Signal Generation (On All Regular Channels) - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
Analog watchdog comparison between:
Resolution
Raw converted data,
(bits RES[1:0])
left aligned
00: 12-bit
01: 10-bit
10: 8-bit
11: 6-bit
DATA[11:6],00
1. Refer to
Section : Gain compensation
ADCy_AWDx_OUT signal output generation
Each analog watchdog is associated to an internal hardware signal ADCy_AWDx_OUT
(y=ADC number, x=watchdog number) which is directly connected to the ETR input
(external trigger) of some on-chip timers. Refer to the on-chip timers section to understand
how to select the ADCy_AWDx_OUT signal as ETR.
ADCy_AWDx_OUT is activated when the associated analog watchdog is enabled:
ADCy_AWDx_OUT is set when a guarded conversion is outside the programmed
thresholds.
ADCy_AWDx_OUT is reset after the end of the next guarded conversion which is
inside the programmed thresholds (It remains at 1 if the next guarded conversions are
still outside the programmed thresholds).
ADCy_AWDx_OUT is also reset when disabling the ADC (when setting ADDIS=1).
Note that stopping regular or injected conversions (setting ADSTP=1 or JADSTP=1)
has no influence on the generation of ADCy_AWDx_OUT.
Note:
AWDx flag is set by hardware and reset by software: AWDx flag has no influence on the
generation of ADCy_AWDx_OUT (ex: ADCy_AWDx_OUT can toggle while AWDx flag
remains at 1 if the software did not clear the flag).

Figure 123. ADCy_AWDx_OUT signal generation (on all regular channels)

ADC
RDY
Conversion1
STATE
inside
EOC FLAG
AWDx FLAG
ADCy_AWDx_OUT
- Converting regular channels 1,2,3,4,5,6,7
- Regular channels 1,2,3,4,5,6,7 are all guarded

Table 160. Analog watchdog 2 and 3 comparison

(1)
DATA[11:4]
LTx[7:0] and HTx[7:0] DATA[3:0] are not relevant for the comparison
DATA[11:4]
LTx[7:0] and HTx[7:0] DATA[3:2] are not relevant for the comparison
DATA[11:4]
LTx[7:0] and HTx[7:0] -
LTx[7:0] and HTx[7:0] User must configure LTx[1:0] and HTx[1:0] to 00
for additional details on analog watchdog comparison.
Conversion2 Conversion3 Conversion4 Conversion5 Conversion6 Conversion7
outside
cleared
by S/W
Thresholds
inside
outside
RM0440 Rev 1
Analog-to-digital converters (ADC)
Comments
outside
outside
cleared
cleared
by S/W
by S/W
inside
cleared
by S/W
MS31025V1
619/3748
683

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF