Figure 75. Ncs When Ckmode = 0 (T = Clk Period); Figure 76. Ncs When Ckmode = 1 In Sdr Mode (T = Clk Period) - ST STM32G4 Series Reference Manual

RM0440
19.3.14 QUADSPI busy bit and abort functionality
Once the QUADSPI starts an operation with the Flash memory, the BUSY bit is
automatically set in the QUADSPI_SR.
In indirect mode, the BUSY bit is reset once the QUADSPI has completed the requested
command sequence and the FIFO is empty.
In automatic-polling mode, BUSY goes low only after the last periodic access is complete,
due to a match when APMS = 1, or due to an abort.
After the first access in memory-mapped mode, BUSY goes low only on a timeout event or
on an abort.
Any operation can be aborted by setting the ABORT bit in the QUADSPI_CR. Once the
abort is completed, the BUSY bit and the ABORT bit are automatically reset, and the FIFO
is flushed.
Note: Some Flash memories might misbehave if a write operation to a status registers is aborted.
19.3.15 nCS behavior
By default, nCS is high, deselecting the external Flash memory. nCS falls before an
operation begins and rises as soon as it finishes.
When CKMODE = 0 ("mode0", where CLK stays low when no operation is in progress) nCS
falls one CLK cycle before an operation first rising CLK edge, and nCS rises one CLK cycle
after the operation final rising CLK edge, as shown in
nCS
SCLK
When CKMODE=1 ("mode3", where CLK goes high when no operation is in progress) and
DDRM=0 (SDR mode), nCS still falls one CLK cycle before an operation first rising CLK
edge, and nCS rises one CLK cycle after the operation final rising CLK edge, as shown in
Figure 76.
nCS
SCLK

Figure 75. nCS when CKMODE = 0 (T = CLK period)

T

Figure 76. nCS when CKMODE = 1 in SDR mode (T = CLK period)

T
Figure
RM0440 Rev 1
Quad-SPI interface (QUADSPI)
75.
T
T
MS35319V1
MS35320V1
545/2083
560