ST STM32G4 Series Reference Manual page 1283

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
Bits 31:0 CCR1[31:0]: Capture/compare 1 value
28.5.19
TIMx capture/compare register 2 (TIMx_CCR2)(x = 3, 4)
Address offset: 0x038
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
rw
rw
rw
If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is
loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit
OC1PE). Else the preload value is copied in the active capture/compare 1 register when an
update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signaled on tim_oc1 output.
Non-dithering mode (DITHEN = 0)
The register holds the compare value.
Dithering mode (DITHEN = 1)
The register holds the integer part in CCR1[31:4]. The CCR1[3:0] bitfield contains the
dithered part.
If channel CC1 is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (tim_ic1). The
TIMx_CCR1 register is read-only and cannot be programmed.
Non-dithering mode (DITHEN = 0)
The register holds the capture value.
Dithering mode (DITHEN = 1)
The register holds the capture in CCR1[31:0]. The CCR1[3:0] bits are reset.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
rw
rw
rw
rw
General-purpose timers (TIM2/TIM3/TIM4/TIM5)
24
23
22
Res.
Res.
Res.
8
7
6
CCR2[15:0]
rw
rw
rw
RM0440 Rev 1
21
20
19
18
Res.
Res.
CCR2[19:16]
rw
rw
5
4
3
2
rw
rw
rw
rw
17
16
rw
rw
1
0
rw
rw
1283/2083
1297

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Table of Contents

Save PDF