Figure 360. Counter Timing Diagram, Internal Clock Divided By 4; Figure 361. Counter Timing Diagram, Internal Clock Divided By N - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
General-purpose timers (TIM2/TIM3/TIM4/TIM5)

Figure 360. Counter timing diagram, internal clock divided by 4

tim_psc_ck
CEN
tim_cnt_ck
Counter register
0035
0036
0000
0001
Counter overflow
Update event (UEV)
Update interrupt flag
(UIF)
MSv62301V1

Figure 361. Counter timing diagram, internal clock divided by N

tim_psc_ck
tim_cnt_ck
1F
Counter register
20
00
Counter overflow
Update event (UEV)
Update interrupt flag
(UIF)
MSv62302V1
RM0440 Rev 1
1193/2083
1297

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF