Figure 371. Counter Timing Diagram, Internal Clock Divided By 4, Timx_Arr=0X36; Figure 372. Counter Timing Diagram, Internal Clock Divided By N - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32G4 Series:

Table of Contents

Figure 371. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36

Counter register

Counter overflow

Update event (UEV)

Update interrupt flag

Note: Here, center_aligned mode 2 or 3 is updated with an UIF on overflow

1. Center-aligned mode 2 or 3 is used with an UIF on overflow.

Counter register

Counter underflow

Update event (UEV)

Update interrupt flag

General-purpose timers (TIM2/TIM3/TIM4/TIM5)

RM0440 Rev 1

Table of Contents

Do you have a question about the STM32G4 Series and is the answer not in the manual?