Analog-to-digital converters (ADC)
Figure 103. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0).
Write JSQR
JSQR
queue
JADSTP
JADSTART
Trigger 1
ADC J
context
(returned by reading JSQR)
ADC state
1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1
Figure 104. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0).
Write JSQR
JSQR queue
JADSTART
ADC J context
(returned by reading JSQR)
1. Parameters:
P1: sequence of 1 conversion, hardware trigger 1
P2: sequence of 1 conversion, hardware trigger 1
P3: sequence of 1 conversion, hardware trigger 1
600/3748
Case when JADSTP occurs during an ongoing conversion and a new
P1
P2
EMPTY
P1
EMPTY
P1
RDY
Case when JADSTP occurs outside an ongoing conversion
P1
EMPTY
P1
JADSTP
Trigger 1
EMPTY
P1
ADC state
RDY
trigger occurs.
Queue is flushed and maintains
the last active context
(P2 is lost)
P1, P2
P1
Set
Reset
by S/W
by H/W
Reset
by H/W
Conv1
STP
RDY
(Aborted)
the last active context
P2
(P2 is lost)
P1, P2
P1
Set
Reset
by S/W
by H/W
Reset
by H/W
STP
RM0440 Rev 1
P3
P1, P3
P3
Set
by S/W
P3
Conversion1 RDY
Conversion1
P3
P3
Set
by S/W
P3
RDY
RM0440
RDY
MS30543V1
RDY
Conversion1
MS30544V1
Need help?
Do you have a question about the STM32G4 Series and is the answer not in the manual?
Questions and answers