ST STM32G4 Series Reference Manual page 716

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

Digital-to-analog converter (DAC)
Bits 5:2 TSEL1[3:0]: DAC channel1 trigger selection
These bits select the external event used to trigger DAC channel1
Refer to the trigger selection tables for the details on trigger configuration and mapping.
Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
Bit 1 TEN1: DAC channel1 trigger enable
This bit is set and cleared by software to enable/disable DAC channel1 trigger.
0: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are
transferred one dac_hclk clock cycle later to the DAC_DOR1 register
1: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred
three dac_hclk clock cycles later to the DAC_DOR1 register
Note: When software trigger is selected, the transfer from the DAC_DHR1 register to the
Bit 0 EN1: DAC channel1 enable
This bit is set and cleared by software to enable/disable DAC channel1.
0: DAC channel1 disabled
1: DAC channel1 enabled
21.7.2
DAC software trigger register (DAC_SWTRGR)
Address offset: 0x04
Reset value: 0x0000 0000
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
Bits 31:18 Reserved, must be kept at reset value.
Bit 17 SWTRIGB2: DAC channel2 software trigger B
Note: This bit is available only on dual-channel DACs. Refer to
Bit 16 SWTRIGB1: DAC channel1 software trigger B
716/2083
DAC_DOR1 register takes only one dac_hclk clock cycle.
27
26
25
Res.
Res.
Res.
11
10
9
Res.
Res.
Res.
This bit is set by software to trigger the DAC in software trigger mode (sawtooth generation)
It is cleared by hardware.
0: No trigger
1: Trigger for sawtooth increment
implementation.
This bit is set by software to trigger the DAC in software trigger mode (sawtooth generation)
It is cleared by hardware.
0: No trigger
1: Trigger for sawtooth increment
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
Res.
Res.
Res.
Res.
RM0440 Rev 1
20
19
18
17
SWTRIG
Res.
Res.
Res.
B2
w
4
3
2
1
Res.
Res.
Res.
SWTRIG2 SWTRIG1
w
Section 21.3: DAC
RM0440
16
SWTRIG
B1
w
0
w

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Table of Contents

Save PDF