Figure 335. Counter Reading With Index Gated On Channel A (Ipos[1:0] = 11); Figure 336. Counter Reading With Index Ungated (Ipos[1:0] = 00) - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32G4 Series:

Table of Contents

Advanced-control timers (TIM1/TIM8/TIM20)

Figure 335. Counter reading with index gated on channel A (IPOS[1:0] = 11)

mode. The arrows are indicating on which transition is the index event generated.

alignment scenario. The arrows are indicating on which transition is the index event

5 6 7 0 1 2 3 4 5

below presents waveforms and corresponding values for the ungated

3 4 5 6 7 0 1 2 3

below shows how the 'gated on A & B' mode is handled, for various pulse

5 4 3 2 1 0 7 6 5 4 3 2 1

3 2 1 0 7 6 5 4 3 2 1 0 7

RM0440 Rev 1

Table of Contents

Do you have a question about the STM32G4 Series and is the answer not in the manual?