Figure 337. Counter Reading With Index Gated On Channel A And B - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
The
Figure 338
narrower than one quarter of the encoder clock period.

Figure 337. Counter reading with index gated on channel A and B

Channel A
Channel B
Index
DIR bit
Counter
5 6 7 0 1 2 3 4 5
and
Figure 339
Advanced-control timers (TIM1/TIM8/TIM20)
6
5 4 3 2 1 0 7 6 5 4 3 2 1
detail the case where the subsequent index pulse may be
RM0440 Rev 1
MSv45770V1
1111/2083
1181

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Table of Contents

Save PDF