ST STM32G4 Series Reference Manual page 1499

RM0440
34.3 RTC functional description
34.3.1 RTC block diagram
rtc_tamp_evt
rtc_its
RTC_TS
RTC_REFIN
RTC_CALR
rtc_ker_ck
WUCKSEL[1:0]
ck_wut
rtc_pclk
Figure 527. RTC block diagram
RTC_PRER
Asynchronous
Smooth prescaler
calibration (default = 128)
ck_apre
(default 256 Hz)
Prescaler
2, 4, 8, 16
RTC_WUTR
16-bit wakeup
auto reload timer
ck_wut clock domain
Alarm A
RTC_ALRMAR
RTC_ALRMASSR
Alarm B
RTC_ALRMBR
RTC_ALRMBSSR
IRQ interface
Registers interface
Time stamp detection
Time stamp registers
RTC_TSTR
RTC_TSDR
RTC_TSSR
RTC_PRER
Synchronous
prescaler
(default = 256)
Shadow register
RTC_SSR
ck_apre clock domain
TAMP
TAMPOE
WUTF
=0
ALRAF
=
ALRBF
=
RM0440 Rev 1
Real-time clock (RTC)
TSF
ck_spre
(default 1 Hz)
Calendar
Shadow registers
RTC_TR,
RTC_DR
CALIB
Output
TAMPALARM
control
ALARM
OSEL[1:0]
rtc_ker_ck clock domain
rtc_pclk clock domain
rtc_calovf
RTC_OUT1
RTC_OUT2
rtc_wut_trg
rtc_alra_trg
rtc_alrb_trg
rtc_it
MSv47411V2
1499/2083
1551