Figure 362. Counter Timing Diagram, Update Event When Arpe=0 (Timx_Arr Not Preloaded) - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

General-purpose timers (TIM2/TIM3/TIM4/TIM5)
RM0440
Figure 362. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not
preloaded)
tim_psc_ck
CEN
tim_cnt_ck
00
05 06 07
31
32
33
34
35
36
01
02
03
04
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
Auto-reload preload register
FF
36
Write a new value in TIMx_ARR
MSv62303V1
1194/2083
RM0440 Rev 1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF