Table of Contents
Advertisement
CF CONTROLLER
SIGNAL DESCRIPTION
CF interface Signals
nCD_CF
nIREQ_CF(EINT[19])
nWAIT_CF(nWAIT)
nINPACK(EINT[20])
nCE1_CF(nRCS[2])
nCE2_CF(nRCS[3])
nREG_CF(EINT[21])
nOE_CF(nOE_CF)
nWE_CF(nWE_CF)
nIORD_CF(nROE)
nIOWR_CF(nRWE)
RESET_CF(EINT[22])
ADDR_CF(RADDR[10:0])
DATA_CF(RDATA[15:0])
CARD_PWREN(EINT[23])
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
8-2
Specifications and information herein are subject to change without notice.
Pins
I/O
1
I
Card detect signals (software control by GPIO MISCCR[30])
1
I
Interrupt request from CF card.
PC card mode: active low (memory mode: level triggering,
I/O mode: edge triggering). True-IDE mode: active high
1
I
Wait signal from CF card
1
I
Input acknowledge in I/O mode
PC card mode: not used
True-IDE mode: DMA request
1
O
Card enable strobe
PC card mode : lower byte enable strobe
True-IDE mode : chip selection (nCS0)
1
O
Card enable strobe
PC card mode: higher byte enable strobe
True-IDE mode: chip selection (nCS1)
1
O
Register in CF card strobe
PC card mode: It is used for accessing register in CF card
True-IDE mode: DMA Acknowledge
1
O
Output enable strobe
PC card mode: output enable strobe for memory
True-IDE mode: GND.
1
O
Write enable strobe
PC card mode: output enable strobe for memory
True-IDE mode: VCC.
1
O
Read strobe for I/O mode
1
O
Write strobe for I/O mode
1
O
CF card reset
PC card mode: active high
True-IDE mode: active low
11
O
CF card address
PC card mode: full address use
True-IDE mode: only ADDR[2:0] use, The other address line is
connected to GND.
16
I/O
CF data bus
1
O
Card power enable strobe (active low)
S3C2451X RISC MICROPROCESSOR
Description
Advertisement
Chapters
Table of Contents
