Table of Contents
Advertisement
S3C2451X RISC MICROPROCESSOR
Register Name
NFM8ECC0
NFM8ECC1
NFM8ECC2
NFM8ECC3
NFMLC8BITPT0
NFMLC8BITPT1
Camera Interface
CISRCFMT
CIWDOFST
CIGCTRL
CIDOWSFT2
CICOYSA1
CICOYSA2
CICOYSA3
CICOYSA4
CICOCBSA1
CICOCBSA2
CICOCBSA3
CICOCBSA4
CICOCRSA1
CICOCRSA2
CICOCRSA3
CICOCRSA4
CICOTRGFMT
CICOCTRL
CICOSC
PRERATIO
CICOSCPREDST
Address
Reset Value
0x4E000050
0x4E000054
0x4E000058
0x4E00005C
0x4E000060
0x00000000
0x4E000064
0x00000000
0x4D80_0000
0x4D80_0004
0x4D80_0008
0x4D80_0014
0x4D80_0018
0x4D80_001C
0x4D80_0020
0x4D80_0024
0x4D80_0028
0x4D80_002C
0x4D80_0030
0x4D80_0034
0x4D80_0038
0x4D80_003C
0x4D80_0040
0x4D80_0044
0x4D80_0048
0x4D80_004C
0x4D80_0050
0x4D80_0054
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Acc.
Read/
Unit
Write
-
W
R
-
W
R
-
W
R
-
W
R
W
R
W
R
←
W
RW
PRODUCT OVERVIEW
Function
Generated 8-bit ECC status0 register
Generated 8-bit ECC status1 register
Generated 8-bit ECC status2 register
Generated 8-bit ECC status3 register
8-bit ECC error bit pattern 0 register
8-bit ECC error bit pattern 1 register
Input source format
Window offset register
Global control register
Window option register 2
Y 1st frame start address for codec
DMA
Y 2nd frame start address for codec
DMA
Y 3rd frame start address for codec
DMA
Y 4th frame start address for codec
DMA
Cb 1st frame start address for codec
DMA
Cb 2nd frame start address for codec
DMA
Cb 3rd frame start address for codec
DMA
Cb 4th frame start address for codec
DMA
Cr 1st frame start address for codec
DMA
Cr 2nd frame start address for codec
DMA
Cr 3rd frame start address for codec
DMA
Cr 4th frame start address for codec
DMA
Target image format of codec DMA
Codec DMA control related
Codec pre-scaler ratio control
Codec pre-scaler destination format
1-47
Advertisement
Chapters
Table of Contents
