Table of Contents
Advertisement
S3C2451X RISC MICROPROCESSOR
Register Name
EP0CR
SCR2
EP0BR
EP1BR
EP2BR
EP3BR
EP4BR
EP5BR
EP6BR
EP7BR
EP8BR
FCON
FSTAT
ESR
ECR
BRCR
BWCR
MPR
DCR
DTCR
DFCR
DTTCR1
DTTCR2
ESR2
MICR
MBAR
MCAR
Watchdog Timer
WTCON
WTDAT
WTCNT
IIC
IICCON0
IICSTAT0
IICADD0
Address
Reset Value
0x4980_0028
0x4980_005C
0x4980_0060
0x4980_0064
0x4980_0068
0x4980_006C
0x4980_0070
0x4980_0074
0x4980_0078
0x4980_007C
0x4980_0080
0x4980_0100
0x4980_0104
0x4980_002C
0x4980_0030
0x4980_0034
0x4980_0038
0x4980_003C
0x4980_0040
0x4980_0044
0x4980_0048
0x4980_004C
0x4980_0050
0x4980_0058
0x4980_0084
0x4980_0088
0x4980_008C
0x53000000
0x0000_8021
0x53000004
0x0000_8000
0x53000008
0x0000_8000
0x54000000
0x54000004
0x54000008
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Acc.
Read/
Unit
Write
0x0
R/W
0x1F
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
0x0
R/W
0x0
R/W
0x0
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
0x0
R/W
0x0
R/W
0x0
W
R/W
W
R/W
PRODUCT OVERVIEW
Function
EP0 Control Register
W
System Control Register2
EP0 Buffer Register
EP1 Buffer Register
EP2 Buffer Register
EP3 Buffer Register
EP4 Buffer Register
EP5 Buffer Register
EP6 Buffer Register
EP7 Buffer Register
EP8 Buffer Register
Burst FIFO-DMA Control
R
Burst FIFO status
Endpoints Status Register
Endpoints Control Register
R
Byte Read Count Register
Byte Write Count Register
Max Packet Register
DMA Control Register
DMA Transfer Counter Register
DMA FIFO Counter Register
DMA Total Transfer Counter1
Register
DMA Total Transfer Counter2
Register
R
Endpoint Status Register2
Master Interface Control Register
Memory Base Address Register
R
Memory Current Address Register
Watchdog timer mode
Watchdog timer data
Watchdog timer count
IIC0 control
IIC0 status
IIC0 address
1-51
Advertisement
Chapters
Table of Contents
