Table of Contents
Advertisement
CAMERA INTERFACE
Y3 START ADDRESS REGISTER
Register
CICOYSA3
0x4D80_0020
CICOYSA3
Bit
[31:0]
CICOYSA3
Y4 START ADDRESS REGISTER
Register
CICOYSA4
0x4D80_0024
CICOYSA4
Bit
[31:0]
CICOYSA4
CB1 START ADDRESS REGISTER
Register
CICOCBSA1
0x4D80_0028
CICOCBSA1
Bit
CICOCBSA1
[31:0]
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
23-20
Specifications and information herein are subject to change without notice.
Address
R/W
RW
Output format : YCbCr 4:2:2 or 4:2:0
address
Output format : RGB 16/24 bit
address
Address
R/W
RW
Output format : YCbCr 4:2:2 or 4:2:0
address
Output format : RGB 16/24 bit
Address
R/W
RW
st
Cb 1
frame start address for codec DMA
Description
rd
3
frame start address for codec DMA
Description
Y 3rd frame start
RGB 3rd frame start
Description
th
4
frame start address for codec DMA
Description
Y 4
RGB 4
Description
st
Cb 1
frame start address for codec DMA
Description
S3C2451X RISC MICROPROCESSOR
th
frame start
th
frame start address
Reset Value
0
Initial
Change
State
State
0
X
Reset Value
0
Initial
Change
State
State
0
X
Reset Value
0
Initial
Change
State
State
0
X
Advertisement
Chapters
Table of Contents
