Samsung S3C2451X User Manual page 484

Risc microprocessor
Table of Contents

Advertisement

HSMMC CONTROLLER
(7) And then wait for the Command Complete Interrupt.
(8) Write 1 to the Command Complete(STACMDCMPLT) in the Normal Interrupt Status register to clear this bit.
(9) Read Response register and get necessary information in accordance with the issued command.
(10) Wait for the Transfer Complete Interrupt and DMA Interrupt.
(11) If Transfer Complete(STATRANCMPLT) is set 1, go to Step (14) else if DMA Interrupt is set to 1, go to Step
(12). Transfer Complete is higher priority than DMA Interrupt.
(12) Write 1 to the DMA Interrupt in the Normal Interrupt Status register to clear this bit.
(13) Set the next system address of the next data position to the System Address register and go to Step (10).
(14) Write 1 to the Transfer Complete and DMA Interrupt in the Normal Interrupt Status register to clear this bit.
Note: Step (2) and Step (3) can be executed simultaneously. Step (5) and Step (6) can also be executed
simultaneously.
ABORT TRANSACTION
An abort transaction is performed by issuing CMD12 for a SD memory card and by issuing CMD52 for a SDIO
card. There are two cases where the Host Driver needs to do an Abort Transaction. The first case is when the
Host Driver stops Infinite Block Transfers. The second case is when the Host Driver stops transfers while a
Multiple Block Transfer is executing.
There are two ways to issue an Abort Command. The first is an asynchronous abort. The second is a
synchronous abort. In an asynchronous abort sequence, the Host Driver can issue an Abort Command at anytime
unless Command Inhibit (CMD) in the Present State register is set to 1. In a synchronous abort, the Host Driver
shall issue an Abort Command after the data transfer stopped by using Stop At Block Gap Request in the Block
Gap Control register.
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
21-16
Specifications and information herein are subject to change without notice.
S3C2451X RISC MICROPROCESSOR

Advertisement

Chapters

Table of Contents
loading

Table of Contents