Samsung S3C2451X User Manual page 358

Risc microprocessor
Table of Contents

Advertisement

UART
UART CONTROL REGISTER
There are four UART control registers including UCON0, UCON1, UCON2 and UCON3 in the UART block.
Register
UCON0
0x50000004
UCON1
0x50004004
UCON2
0x50008004
UCON3
0x5000C004
UART CONTROL REGISTER
UCONn
Clock Selection
[11:10]
Tx Interrupt
Type
Rx Interrupt
Type
Rx Time Out
Enable
Rx Error Status
Interrupt Enable
Loopback Mode
Send break
signal
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
15-10
Specifications and information herein are subject to change without notice.
Address
R/W
R/W
UART channel 0 control register
R/W
UART channel 1 control register
R/W
UART channel 2 control register
R/W
UART channel 3 control register
Bit
Select PCLK, EXTUARTCLK(External UART clock) or divided
EPLL clock for source clock of the UART.
DIV_VAL = (SRCCLK / (buadrate x 16) ) - 1
SRCCLK is selected as follows
1)
00, 10
: PCLK 01 : EXTUARTCLK 11 : divided EPLL clock
Refer to the Clock Source Control Register in system controller.
[9]
Interrupt request type.
0 = Pulse (Interrupt is requested as soon as the Tx buffer
becomes empty in Non-FIFO mode or reaches Tx FIFO Trigger
Level in FIFO mode.)
[8]
Interrupt request type.
0 = Pulse (Interrupt is requested the instant Rx buffer receives
the data in Non-FIFO mode or reaches Rx FIFO Trigger Level in
FIFO mode.)
[7]
Enable/Disable Rx time out interrupt when UART FIFO is
enabled. The interrupt is a receive interrupt.
0 = Disable
[6]
Enable the UART to generate an interrupt upon an exception,
such as a break, frame error, parity error, or overrun error during
a receive operation.
0 = Do not generate receive error status interrupt.
1 = Generate receive error status interrupt.
[5]
Setting loopback bit to 1 causes the UART to enter the loopback
mode. This mode is provided for test purposes only.
0 = Normal operation
[4]
Setting this bit causes the UART to send a break during 1 frame
time. This bit is auto-cleared after sending the break signal
0 = Normal transmit
Description
Description
2)
1 = Enable
1 = Loopback mode
1 = Send break signal
S3C2451 RISC MICROPROCESSOR
Reset Value
Initial State
0x00
0x00
0x00
0x00
0
0
0
0
0
0
0

Advertisement

Chapters

Table of Contents
loading

Table of Contents