Samsung S3C2451X User Manual page 485

Risc microprocessor
Table of Contents

Advertisement

S3C2451X RISC MICROPROCESSOR
SDI SPECIAL REGISTERS
CONFIGURATION REGISTER TYPES
Configuration register fields are assigned one of the attributes described below :
Register
Attribute
Read-only register: Register bits are read-only and cannot be altered by software or any
RO
reset operation. Writes to these bits are ignored.
Read-only status : These bits are initialized to zero at reset. Writes to these bits are
ROC
ignored.
Read-write register : Register bits are read-write and may be either set or cleared by
RW or R/W
software to the desired state.
Read-only status, Write-1-to-clear status: Register bits indicate status when read, a set bit
RW1C
indicating a status event may be cleared by writing a 1. Writing a 0 to RW1C bits has no
effect.
Read-Write, automatic clear register: The Host Driver requests a Host Controller operation
RWAC
by setting the bit. The Host Controllers shall clear the bit automatically when the operation
of complete. Writing a 0 to RWAC bits has no effect.
Hardware Initialized: Register bits are initialized by firmware or hardware mechanisms
HWInit
such as pin strapping or serial EEPROM. Bits are read-only after initialization, and writes to
these bits are ignored.
Rsvd or Reserved Reserved. These bits are initialized to zero, and writes to them are ignored.
HSMMC0_BASE
HSMMC1_BASE
0x4AC0_0000
0x4A80_0000
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Description
Address
HSMMC CONTROLLER
21-17

Advertisement

Chapters

Table of Contents
loading

Table of Contents