Table of Contents
Advertisement
CAMERA INTERFACE
RGB2 START ADDRESS REGISTER
Register
CIPRCLRSA2
0x4D80_0070
CIPRCLRSA2
CIPRCLRSA2
[31:0]
(v)
RGB3 START ADDRESS REGISTER
Register
CIPRCLRSA3
0x4D80_0074
CIPRCLRSA3
CIPRCLRSA3
[31:0]
(v)
RGB4 START ADDRESS REGISTER
Register
CIPRCLRSA4
0x4D80_0078
CIPRCLRSA4
CIPRCLRSA4
[31:0]
(v)
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
23-32
Specifications and information herein are subject to change without notice.
Address
R/W
RW
Bit
nd
RGB 2
frame start address for preview DMA
Address
R/W
RW
Bit
rd
RGB 3
frame start address for preview DMA
Address
R/W
RW
Bit
th
RGB 4
frame start address for preview DMA
Description
nd
RGB 2
frame start address for preview DMA
Description
Description
rd
RGB 3
frame start address for preview DMA
Description
Description
th
RGB 4
frame start address for preview DMA
Description
S3C2451X RISC MICROPROCESSOR
Reset Value
Initial
State
0
Reset Value
Initial
State
0
Reset Value
Initial
State
0
0
Change
State
X
0
Change
State
X
0
Change
State
X
Advertisement
Chapters
Table of Contents
