Samsung S3C2451X User Manual page 102

Risc microprocessor
Table of Contents

Advertisement

SYSTEM CONTROLLER
BUSPRI0
Bit
TYPE_I
[7:6]
RESERVED
[5:3]
ORDER_I
[2:0]
INFORMATION REGISTER 0,1,2,3
Register
INFORM0
0x4C00_0070
INFORM1
0x4C00_0074
INFORM2
0x4C00_0078
INFORM3
0x4C00_007C
INFORM0~3 registers retain their contents during SLEEP mode. Thus, if you want to reserve some important data
during SLEEP mode, you can use these registers.
INFORM0~3
DATA
Preliminary product information describe products that are in development,
2-36
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Priority type for AHB-Image bus
-
Fixed priority order for AHB-I bus
Value
Priority
3'b000
0-1-2-3-4-5-6-7
3'b001
1-2-3-4-5-6-0-7
3'b010
2-3-4-5-6-0-1-7
3'b011
3-4-5-6-0-1-2-7
Address
R/W
R/W
R/W
R/W
R/W
Bit
[31:0]
User specific information
Description
Value
3'b100
3'b101
3'b110
3'b111
Description
SLEEP mode information register 0
SLEEP mode information register 1
SLEEP mode information register 2
SLEEP mode information register 3
Description
S3C2451X RISC MICROPROCESSOR
Priority
4-5-6-0-1-2-3-7
5-6-0-1-2-3-4-7
6-0-1-2-3-4-5-7
undefined
Reset Value
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Initial
Value
0x0
0x0
0x0
Initial Value
0x0000_0000

Advertisement

Chapters

Table of Contents
loading

Table of Contents