www.ti.com
5.4.1.10 Flash Read Interface Control Register (FRD_INTF_CTRL)
Figure 5-91. Flash Read Interface Control Register (FRD_INTF_CTRL)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-95. Flash Read Interface Control Register (FRD_INTF_CTRL) Field Descriptions
Bit
Field
31-2
Reserved
1
DATA_CACHE_E
N
0
PROG_CACHE_
EN
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
Reserved
R-0
Value
Description
Reserved
Data cache enable.
0
A value of 0 disables the data cache.
1
A value of 1 enables the data cache.
Prefetch enable.
0
A value of 0 disables program cache and prefetch mechanism.
1
A value of 1 enables program cache and prefetch mechanism.
Copyright © 2012–2019, Texas Instruments Incorporated
Flash Registers
2
0
DATA_CACHE
PROG_CACHE
_EN
_EN
R/W-0
R/W-0
Internal Memory
517