M3 Cpu Corrected Read Error Address Register (Mcpucreaddr); M3 Μdma Corrected Read Error Address Register (Mdmacreaddr); M3 Cpu Corrected Read Error Address Register (Mcpucreaddr) Field Descriptions; M3 Μdma Corrected Read Error Address Register (Mdmacreaddr) Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

RAM Control Module Registers
5.2.2.5

M3 CPU Corrected Read Error Address Register (MCPUCREADDR)

Figure 5-20. M3 CPU Corrected Read Error Address Register (MCPUCREADDR)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-25. M3 CPU Corrected Read Error Address Register (MCPUCREADDR) Field Descriptions
Bit Field
31-0 MCPUCREADDR
5.2.2.6 M3 µDMA Corrected Read Error Address Register (MDMACREADDR)
Figure 5-21. M3 µDMA Corrected Read Error Address Register (MDMACREADDR)
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5-26. M3 µDMA Corrected Read Error Address Register (MDMACREADDR) Field Descriptions
Bit Field
31-0 MDMACREADDR
454
Internal Memory
MCPUCREADDR
Value Description
This register contains the address where correctable error occurs during M3 CPU data read or
fetch. Only the address coresponding to the last error is stored.
MDMACREADDR
Value Description
This register contains the address where correctable error occurs during M3 µDMA data read. Only
the address coresponding to the last error is stored.
Copyright © 2012–2019, Texas Instruments Incorporated
R-0
R-0
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
0
0
Submit Documentation Feedback