www.ti.com
12.1 μDMA Introduction
The CC26xx and CC13xx microcontroller includes a direct memory access (DMA) controller, known as
μDMA. The μDMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor,
allowing for more efficient use of the processor and the available bus bandwidth. The μDMA controller can
perform transfers between memory and peripherals. The controller has dedicated channels for each
supported on-chip module, and can be programmed to automatically perform transfers between
peripherals and memory as the peripheral is ready to transfer more data. The μDMA controller provides
the following features:
•
ARM PrimeCell
•
Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer
modes:
– Basic for simple transfer scenarios
– Ping-pong for continuous data flow
– Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
•
Highly flexible and configurable channel operation:
– Independently configured and operated channels
– Dedicated channels for supported on-chip modules
– Primary and secondary channel assignments
– Flexible channel assignments
– One channel each for receive and transmit paths for bidirectional modules
– Dedicated channel for software-initiated transfers
– Per-channel configurable priority scheme
– Optional software-initiated requests for any channel
•
Two levels of priority
•
Data sizes of 8, 16, and 32 bits
•
Transfer size is programmable in binary steps from 1 to 1024
•
Source and destination address increment size of byte, halfword, word, or no increment
•
Maskable peripheral requests
•
Interrupt on transfer completion with a separate interrupt per channel
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
32-channel configurable µDMA controller
®
Copyright © 2015, Texas Instruments Incorporated
μDMA Introduction
Micro Direct Memory Access (µDMA)
1039
Need help?
Do you have a question about the SimpleLink CC2620 and is the answer not in the manual?